Design Risks

• The penalty for discovering a design error is higher for a Cell-Based ASIC than for an Array-Based ASIC.

• Mistakes after prototype fabrication in Array-Based designs usually only require that the metal mask layers be redone. On the other hand, design changes for a Cell- Based design may require that all masks be redone.

information shared by www.irvs.info