
• VHDL code is inherently concurrent (parallel).
• Only statements placed inside a PROCESS, FUNCTION, or PROCEDURE are sequential.
• Concurrent code is also called data flow code.
• Order does not matter.
• We can only build combinational logic circuits with concurrent code.
• Concurrent assignment produces one driver for each assignment statement.

Multiple driver assignment

information shared by www.irvs.info